

# BUK1M200-50SDLD

Quad channel TOPFET™

Rev. 01 — 02 April 2003

Product data

## 1. Product profile

### 1.1 Description

Quad temperature and overload protected logic level power MOSFET in TOPFET™ technology in a 20-pin surface mount plastic package.

Product availability:

BUK1M200-50SDLD in SOT163-1 (SO20).

### 1.2 Features

- Power TrenchMOS™
- Overtemperature protection
- Overload protection
- Input-source voltage resets latched protection circuitry.
- Input used to control output stage and supply overload protection circuits
- 5 V logic compatible input level
- Current limiting
- ESD protection for all pins
- Overfatigue clamping for turn off of inductive loads
- Low operating input current permits direct drive by micro-controller.

### 1.3 Applications

- Low-side driver
- Low frequency Pulse Width Modulation
- DC switching
- General purpose switch for driving lamps, motors, solenoids and heaters.

### 1.4 Quick reference data

Table 1: Quick reference data


| Symbol     | Parameter                        | Min              | Max | Unit |
|------------|----------------------------------|------------------|-----|------|
| $R_{DSon}$ | drain-source on-state resistance | -                | 200 | mΩ   |
| $P_{tot}$  | total power dissipation          | <sup>[1]</sup> - | 9.4 | W    |
| $T_j$      | junction temperature             | -                | 150 | °C   |
| $V_{DS}$   | drain-source voltage             | -                | 50  | V    |

[1] All devices active



PHILIPS

2. Pinning information



2.1 Pin description

Table 2: Pin description

| Symbol | Pin           | Description   |
|--------|---------------|---------------|
| n.c.   | 1, 11, 10, 20 | not connected |
| D1     | 2,19          | drain 1       |
| I1     | 3             | input 1       |
| D2     | 4,17          | drain 2       |
| I2     | 5             | input 2       |
| D3     | 6,15          | drain 3       |
| I3     | 7             | input 3       |
| D4     | 8, 13         | drain 4       |
| I4     | 9             | input 4       |
| S4     | 12            | source 4      |
| S3     | 14            | source 3      |
| S2     | 16            | source 2      |
| S1     | 18            | source 1      |

3. Block diagram




Fig 3. Elements of the quad channel TOPFET switch.

## 4. Limiting values

**Table 3: Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol                   | Parameter                                   | Conditions                                                                                         | Min | Max | Unit |    |
|--------------------------|---------------------------------------------|----------------------------------------------------------------------------------------------------|-----|-----|------|----|
| V <sub>DS</sub>          | drain-source voltage                        |                                                                                                    | [1] | -   | 50   | V  |
| I <sub>I</sub>           | input current                               | clamping                                                                                           |     | -   | 3    | mA |
| P <sub>tot</sub>         | total power dissipation                     | T <sub>sp</sub> ≤ 25 °C; Figure 4                                                                  | [2] | -   | 9.4  | W  |
| I <sub>IMS</sub>         | non-repetitive peak input current           | t <sub>p</sub> ≤ 1 ms                                                                              |     | -   | 10   | mA |
| T <sub>stg</sub>         | storage temperature                         |                                                                                                    |     | -55 | +150 | °C |
| T <sub>j</sub>           | junction temperature                        | normal operation                                                                                   | [3] | -   | 150  | °C |
| Overvoltage clamping [4] |                                             |                                                                                                    |     |     |      |    |
| E <sub>DS(CL)S</sub>     | non-repetitive drain-source clamping energy | T <sub>amb</sub> = 25 °C; I <sub>DM</sub> ≤ I <sub>D(lim)</sub> (refer to Table 5); inductive load | [5] | -   | 100  | mJ |
| E <sub>DS(CL)R</sub>     | repetitive drain-source clamping energy     | T <sub>sp</sub> ≤ 125 °C; I <sub>DM</sub> = 50 mA; f = 250 Hz                                      | [5] | -   | 5    | mJ |
| Overload protection [6]  |                                             |                                                                                                    |     |     |      |    |
| V <sub>DS(prot)</sub>    | protected drain-source voltage              | V <sub>IS</sub> ≥ 4 V                                                                              |     | -   | 35   | V  |
| Reverse diode            |                                             |                                                                                                    |     |     |      |    |
| I <sub>S</sub>           | source (diode forward) current              | T <sub>sp</sub> ≤ 25 °C; V <sub>IS</sub> = 0 V                                                     |     | -   | 2    | A  |
| Electrostatic discharge  |                                             |                                                                                                    |     |     |      |    |
| V <sub>esd</sub>         | electrostatic discharge voltage             | C = 250 pF; R = 1.5 kΩ                                                                             |     | -   | 2    | kV |

[1] Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.


[2] For all devices active.

[3] Not in an overload condition with drain current limiting.

[4] At a drain-source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

[5] Single active device.

[6] With the protection supply provided via the input pin, the TOPFET is protected from short circuit loads. Overload protection operates by means of drain current limiting and by activating the overtemperature protection.



$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 4. Normalized total power dissipation as a function of solder point temperature.

5. Thermal characteristics

Table 4: Thermal characteristics

| Symbol                | Parameter                                         | Conditions                   | Min | Typ | Max  | Unit |
|-----------------------|---------------------------------------------------|------------------------------|-----|-----|------|------|
| R <sub>th(j-sp)</sub> | thermal resistance from junction to solder point. | mounted on thermo clad board |     |     |      |      |
|                       |                                                   | one device active            | -   | -   | 45   | K/W  |
|                       |                                                   | all devices active           | -   | -   | 13.3 | K/W  |

## 6. Static characteristics

**Table 5: Static characteristics**

Limits are valid for  $-40\text{ °C} \leq T_{sp} \leq +150\text{ °C}$  and typical values for  $T_{sp} = 25\text{ °C}$  unless otherwise specified.


| Symbol                                            | Parameter                            | Conditions                                                                                               | Min                | Typ  | Max | Unit |
|---------------------------------------------------|--------------------------------------|----------------------------------------------------------------------------------------------------------|--------------------|------|-----|------|
| Off-state output characteristics                  |                                      |                                                                                                          |                    |      |     |      |
| V <sub>DS(CL)</sub>                               | drain-source clamping voltage        | V <sub>IS</sub> = 0 V; I <sub>D</sub> = 10 mA                                                            | 50                 | -    | -   | V    |
|                                                   |                                      | V <sub>IS</sub> = 0 V; I <sub>D</sub> = 200 mA; t <sub>p</sub> ≤ 300 μs; δ ≤ 0.01; <b>Figure 16</b>      | 50                 | 62   | 70  | V    |
| I <sub>DSS</sub>                                  | drain-source leakage current         | V <sub>IS</sub> = 0 V; V <sub>DS</sub> = 40 V                                                            | -                  | -    | 100 | μA   |
|                                                   |                                      | T <sub>sp</sub> = 25 °C; <b>Figure 17</b>                                                                | -                  | 0.05 | 10  | μA   |
| On-state output characteristic                    |                                      |                                                                                                          |                    |      |     |      |
| R <sub>DSon</sub>                                 | drain-source on-state resistance     | V <sub>IS</sub> ≥ 4 V; t <sub>p</sub> ≤ 300 μs; δ ≤ 0.01; I <sub>D</sub> = 100 mA; <b>Figure 5 and 6</b> | -                  | -    | 380 | mΩ   |
|                                                   |                                      | T <sub>sp</sub> = 25 °C                                                                                  | -                  | 150  | 200 | mΩ   |
| Input characteristics <sup>[1]</sup>              |                                      |                                                                                                          |                    |      |     |      |
| V <sub>IS(th)</sub>                               | input-source threshold voltage       | V <sub>DS</sub> = 5 V; I <sub>D</sub> = 1 mA                                                             | 0.6                | -    | 2.4 | V    |
|                                                   |                                      | T <sub>sp</sub> = 25 C; <b>Figure 10</b>                                                                 | 1.1                | 1.6  | 2.1 | V    |
| I <sub>IS</sub>                                   | input-source current                 | normal operation                                                                                         |                    |      |     |      |
|                                                   |                                      | V <sub>IS</sub> = 5 V                                                                                    | 100                | 220  | 400 | μA   |
|                                                   |                                      | V <sub>IS</sub> = 4 V                                                                                    | 80                 | 195  | 330 | μA   |
|                                                   |                                      | protection latched                                                                                       |                    |      |     |      |
|                                                   |                                      | V <sub>IS</sub> = 5 V                                                                                    | 200                | 400  | 650 | μA   |
|                                                   |                                      | V <sub>IS</sub> = 3 V; <b>Figure 11 and 12</b>                                                           | 130                | 250  | 430 | μA   |
| V <sub>IS(rst)</sub>                              | input-source reset voltage           | t <sub>rst</sub> ≥ 100 μs; <b>Figure 15</b>                                                              | <sup>[2]</sup> 1.5 | 2    | 2.9 | V    |
| t <sub>rst(latch)</sub>                           | latch reset time                     |                                                                                                          | <sup>[6]</sup> 10  | 40   | 100 | μs   |
| V <sub>IS(CL)</sub>                               | input-source clamping voltage        | I <sub>I</sub> = 1.5 mA; <b>Figure 16</b>                                                                | 5.5                | -    | 8.5 | V    |
| R <sub>IG</sub>                                   | input-gate resistance                |                                                                                                          | <sup>[3]</sup> -   | 33   | -   | kΩ   |
| Overload protection characteristic <sup>[4]</sup> |                                      |                                                                                                          |                    |      |     |      |
| I <sub>D(lim)</sub>                               | drain current limiting               | V <sub>IS</sub> = 5 V; <b>Figure 18</b>                                                                  | 0.8                | 1.3  | 1.7 | A    |
|                                                   |                                      | V <sub>IS</sub> = 4.5 V                                                                                  | 0.7                | -    | -   | A    |
|                                                   |                                      | 4 V ≤ V <sub>IS</sub> ≤ 5.5 V;                                                                           | 0.6                | -    | 1.8 | A    |
| Short circuit load protection characteristics     |                                      |                                                                                                          |                    |      |     |      |
| P <sub>OV(th)</sub>                               | overload power threshold             | V <sub>IS</sub> = 5 V                                                                                    | <sup>[5]</sup> -   | 17   | -   | W    |
| T <sub>d(sc)</sub>                                | short circuit response time          | V <sub>IS</sub> = 5 V; <b>Figure 14</b>                                                                  | <sup>[7]</sup> -   | 1.6  | -   | ms   |
| Overtemperature protection characteristic         |                                      |                                                                                                          |                    |      |     |      |
| T <sub>J(th)</sub>                                | threshold junction temperature       | 4 V ≤ V <sub>IS</sub> ≤ 5.5 V; I <sub>D</sub> ≥ 280 mA or V <sub>DS</sub> ≥ 100 mV; <b>Figure 9</b>      | 150                | 165  | -   | °C   |
| Source-drain diode characteristic                 |                                      |                                                                                                          |                    |      |     |      |
| V <sub>SD</sub>                                   | source-drain (diode forward) voltage | I <sub>S</sub> = 2 A; V <sub>IS</sub> = 0 V; t <sub>p</sub> = 300 μs                                     | -                  | 0.83 | 1.1 | V    |

[1] The supply for the logic and overload protection is taken from the input.

[2] The input voltage below which the overload protection circuits will be reset.


[3] Not directly measurable from the device terminals.

- [4] The TOPFET switches off to protect itself when one of the overload thresholds is exceeded. It remains latched off until reset by the input.
- [5] Power threshold for protection to operate.
- [6] To reset the latched state, the input-source voltage is reduced from 5 V to 1 V.
- [7] Trip time  $t_{(trip)}$  varies with overload dissipation  $P_{OV}$  according to the formula  $t_{(trip)} = t_{d(sc)} / [P_{OV} / P_{OV(th)} - 1]$




$$a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$$

**Fig 5. Normalized drain-source on-state resistance factor as a function of junction temperature.**




$T_j = 25^{\circ}C$ ;  $I_D = 100$  mA;  $t_p = 300$   $\mu$ s

**Fig 6. Drain-source on-state resistance as a function of input-source voltage; typical values.**



$T_j = 25^{\circ}C$ ;  $t_p = 300$   $\mu$ s

**Fig 7. Output characteristics; drain current as a function of drain-source voltage; typical values.**



$T_j = 25^{\circ}C$ ;  $V_{DS} = 10$  V;  $t_p = 300$   $\mu$ s

**Fig 8. Transfer characteristics; drain current as a function of input-source voltage; typical values.**






Fig 9. Overtemperature protection characteristic; threshold junction temperature as a function of input-source voltage; typical values.




$I_D = \text{mA}; V_{DS} = 5 \text{ V}$

Fig 10. Input-source threshold voltage as a function of junction temperature.



$T_j = 25 \text{ °C}$   
(1) Protection latched.  
(2) Normal operation.


Fig 11. Input-source current as a function of input-source voltage; typical values.



$T_j = 25 \text{ °C}$


Fig 12. Input clamping characteristic; input current as a function of input-source voltage; typical values.






- (1)  $V_{IS} = 5$  V; device in latched mode.
- (2)  $V_{IS} = 3$  V; device in latched mode.
- (3)  $V_{IS} = 5$  V; device in normal mode.
- (4)  $V_{IS} = 4$  V; device in normal mode.

**Fig 13. Input-source current as a function of junction temperature; typical values.**




$V_{IS} \geq 4$  V;  $T_J \leq 125$  °C

**Fig 14. Reciprocal of short circuit response time as a function of total overload power; single device dissipating; typical values**




$t_r = 100$   $\mu s$

**Fig 15. Input-source reset voltage as a function of junction temperature; typical values.**




$V_{IS} = 0$  V;  $t_p = 300$   $\mu s$

**Fig 16. Overvoltage clamping characteristic; drain current as a function of drain-source voltage; typical values.**



$V_{DS} = 40\text{ V}; V_{IS} = 0\text{ V}$

Fig 17. Drain-source leakage current as a function of junction temperature; typical values.



$V_{IS} = 5\text{ V}$

Fig 18. Drain current limiting as a function of solder point temperature.

7. Dynamic characteristics

Table 6: Switching characteristics

| Symbol                                     | Parameter           | Conditions                                                                                                        | Min | Typ | Max | Unit          |
|--------------------------------------------|---------------------|-------------------------------------------------------------------------------------------------------------------|-----|-----|-----|---------------|
| Turn-on measured from the input going HIGH |                     |                                                                                                                   |     |     |     |               |
| $t_{d(on)}$                                | turn-on delay time  | $R_L = 50\ \Omega; I_D = 250\text{ mA}; V_{IS} = 5\text{ V};$<br>Figure 19 and 20; $T_{sp} = 25\text{ }^{\circ}C$ | -   | 5   | 12  | $\mu\text{s}$ |
| $t_r$                                      | rise time           |                                                                                                                   | -   | 11  | 30  | $\mu\text{s}$ |
| $t_{d(off)}$                               | turn-off delay time |                                                                                                                   | -   | 25  | 65  | $\mu\text{s}$ |
| $t_f$                                      | fall time           |                                                                                                                   | -   | 14  | 35  | $\mu\text{s}$ |




Fig 19. Test circuit for resistive load switching times.





Fig 20. Resistive load switching waveforms.

8. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT   | A max. | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | b <sub>p</sub> | c              | D <sup>(1)</sup> | E <sup>(1)</sup> | e     | H <sub>E</sub> | L     | L <sub>p</sub> | Q              | v    | w    | y     | z <sup>(1)</sup> | θ        |
|--------|--------|----------------|----------------|----------------|----------------|----------------|------------------|------------------|-------|----------------|-------|----------------|----------------|------|------|-------|------------------|----------|
| mm     | 2.65   | 0.30<br>0.10   | 2.45<br>2.25   | 0.25           | 0.49<br>0.36   | 0.32<br>0.23   | 13.0<br>12.6     | 7.6<br>7.4       | 1.27  | 10.65<br>10.00 | 1.4   | 1.1<br>0.4     | 1.1<br>1.0     | 0.25 | 0.25 | 0.1   | 0.9<br>0.4       | 8°<br>0° |
| inches | 0.10   | 0.012<br>0.004 | 0.096<br>0.089 | 0.01           | 0.019<br>0.014 | 0.013<br>0.009 | 0.51<br>0.49     | 0.30<br>0.29     | 0.050 | 0.419<br>0.394 | 0.055 | 0.043<br>0.016 | 0.043<br>0.039 | 0.01 | 0.01 | 0.004 | 0.035<br>0.016   |          |

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE<br>VERSION | REFERENCES |        |      |  | EUROPEAN<br>PROJECTION | ISSUE DATE           |
|--------------------|------------|--------|------|--|------------------------|----------------------|
|                    | IEC        | JEDEC  | EIAJ |  |                        |                      |
| SOT163-1           | 075E04     | MS-013 |      |  |                        | 97-05-22<br>99-12-27 |

Fig 21. SOT163-1.

9. Revision history

Table 7: Revision history

| Rev | Date     | CPCN | Description                        |
|-----|----------|------|------------------------------------|
| 01  | 20030402 | -    | Product datasheet (9397 750 10956) |

## 10. Data sheet status

| Level | Data sheet status <sup>[1]</sup> | Product status <sup>[2][3]</sup> | Definition                                                                                                                                                                                                                                                                                     |
|-------|----------------------------------|----------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| I     | Objective data                   | Development                      | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.                                                                                                    |
| II    | Preliminary data                 | Qualification                    | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.             |
| III   | Product data                     | Production                       | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 11. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 13. Trademarks

**TOPFET** — is a trademark of Koninklijke Philips Electronics N.V.

**TrenchMOS** — is a trademark of Koninklijke Philips Electronics N.V.

## 12. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

## Contact information

For additional information, please visit <http://www.semiconductors.philips.com>.

For sales office addresses, send e-mail to: [sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com).

Fax: +31 40 27 24825

Contents

1      **Product profile** ..... 1

1.1      Description ..... 1

1.2      Features ..... 1

1.3      Applications ..... 1

1.4      Quick reference data. .... 1

2      **Pinning information** ..... 2

2.1      Pin description ..... 2

3      **Block diagram** ..... 3

4      **Limiting values** ..... 4

5      **Thermal characteristics** ..... 5

6      **Static characteristics** ..... 6

7      **Dynamic characteristics** ..... 10

8      **Package outline** ..... 11

9      **Revision history** ..... 12

10      **Data sheet status** ..... 13

11      **Definitions** ..... 13

12      **Disclaimers** ..... 13

13      **Trademarks** ..... 13



PHILIPS

Let's make things better.